Fast, Area Energy Efficient Supergate Design with Multi-Output Multi-Functional CDM Cells

dc.creatorNikoubin, Tooraj (TTU)
dc.creatorBasireddy, Hareesh Reddy (TTU)
dc.date.accessioned2023-08-08T19:17:13Z
dc.date.available2023-08-08T19:17:13Z
dc.date.issued2019
dc.description© 2013 IEEE. cc-by-nc-nd
dc.description.abstractTransistor network optimization is an effective way of improving the VLSI circuit design. Recent papers demonstrate the graph-based or library-based methodologies of the supergate (SG) design. This design approach is the direct design of the functions at the transistor level that can provide circuits with fewer transistors when compared with the conventional methods. In addition to the transistor count, the symmetry structure of the circuit, the number of transistors on the critical path, and multi-outputs and multi-functional cells are considered in this paper, as the three crucial parameters for the efficient SG cell design. Thus, the cell design methodology (CDM) logic style is used as a new approach for the SG design with some changes in the design flow for improving circuit characteristics. The proposed CDM-SG design methodology can produce a single output, complementary output, and multi-functional output SG cells. The comparison of the proposed CDM-SG cells with conventional SG cells shows a significant improvement on the layout area, power and energy consumption, and speed. The proposed CDM-SG cells with spiral structure are multi-output and multi-functional cells, which can significantly improve the circuit characteristics by improving the number of output functions over the cell area.
dc.identifier.citationNikoubin, T., & Basireddy, H.-R.. 2019. Fast, Area Energy Efficient Supergate Design with Multi-Output Multi-Functional CDM Cells. IEEE Access, 7. https://doi.org/10.1109/ACCESS.2019.2893909
dc.identifier.urihttps://doi.org/10.1109/ACCESS.2019.2893909
dc.identifier.urihttps://hdl.handle.net/2346/95311
dc.language.isoeng
dc.subjectcell design methodology
dc.subjectenergy-power-area efficient
dc.subjectgraph-based CDM
dc.subjectSP&NSP transistor network
dc.subjectSupergate design methodology
dc.titleFast, Area Energy Efficient Supergate Design with Multi-Output Multi-Functional CDM Cells
dc.typeArticle

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
nikoubin_article.pdf
Size:
14.12 MB
Format:
Adobe Portable Document Format
Description:
Main article with TTU Libraries cover page

Collections